

Compal Confidential

Broadwell M/B Schematics Document

Intel ULV Processor with DDR3L

Date : 2015/04/14


Version 1.0

*Project : Puccini (15")
ABW50*

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/04/13	Deciphered Date	2018/04/13	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-C501P
				Date: Wednesday, April 22, 2015	Rev 1.0
				Sheet 1 of 63	

**File Name :
LA-C501PR01**

Memory Bus
1.35V DDR3L 1600MHz



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date 2015/04/13		Deciphered Date 2018/04/13		Title	
THIS SECRET INFORMATION IS FOR THE USE OF THE PERSONNEL OF THE COMPAL ELECTRONICS, INC. ONLY. IT IS NOT TO BE DISCLOSED TO ANY OTHER PERSONS WITHOUT PRIOR WRITTEN PERMISSION OF THE COMPAL ELECTRONICS, INC. SECURITY OFFICE.		THE INFORMATION CONTAINED HEREIN IS CONFIDENTIAL AND IS NOT TO BE DISCLOSED TO ANY OTHER PERSONS WITHOUT PRIOR WRITTEN PERMISSION OF THE COMPAL ELECTRONICS, INC. SECURITY OFFICE.		Block Diagrams	
				Size Document Number Custom LA-C501P	
Date: Wednesday, April 22, 2015		Sheet 2 of 63		Rev 1.0	

Power rail	Control (EC)	Source (CPU)
+RTCVCC	X	X
VIN	X	X
BATT+	X	X
+19VB	X	X
+VL	X	X
+3VL	X	X
+5VALW	EC_ON	X
+3VALW	EC_ON	X
+3VL_EC	EC_ON	X
+3V_PCH	PCH_PWR_EN	X
+1.35V_VDDQ	SYSON	PM_SLP_S5#/PM_SLP_S4#
+SVS	SUSP#	PM_SLP_S3#
+3VS	SUSP#	PM_SLP_S3#
+1.5VS	SUSP#	PM_SLP_S3#
+1.05VS	SUSP#	PM_SLP_S3#
+0.6V_0.675VS	SUSP#	
+VCC_CORE	X	VR12.5_VR_ON

@ is NO SMT part (empty)
short@ : short pad , don't pop.
@EMI@, @ESD@, @RF@ : Reserve , don't pop.
RF@ : RF team request, must add.
EMI@ : EMI team request, must add.
ESD@ : ESD team request, must add.
LVDS@ : Support LVDS panel.
DIS@ : GPU BOM conf i g

ZZZ
PCB
Part Number = DA21D000100
PCB 100 LA-C501P REV0 M8 4

45@	ROYALTY HDMI W/LOGO
Part Number	Description
8000000003HM	8000000003HM
8000000003HM	8000000003HM

SOC SMBUS Address Table

SOC_SMBUS Net Name	Power Rail	Device	Address (7 bit)	Address (8bit)	
				Write	Read
SOC_SMBCLK SOC_SMBDATA	+3VS	DIMMA	0xA0	TBC	TBC
	+3V_PCH	DIMMB	0xA4	TBC	TBC
SOC_SML0CLK SOC_SML0DATA	+3V_PCH	NA	NA	TBC	TBC
	+3VS	EC	0x1A 0x19	TBC	TBC
SOC_SML1CLK SOC_SML1DATA	+3VS	DGPU	0x96	TBC	TBC
		Thermal Sensor	0x4C	TBC	TBC
		LVDS	0x94~97 0x6A 0x6B	TBC	TBC

<USB2.0 port>

USB2.0 port	DESTINATION	
	UMA	Dis
0	USB 2.0/3.0(left side)	USB 2.0/3.0(left side)
1	USB 2.0/3.0(left side)	USB 2.0/3.0(left side)
2	USB 2.0/3.0(left side)	USB 2.0/3.0(left side)
3	USB 2.0/3.0(right side)	USB 2.0/3.0(right side)
4	WLAN/BT	WLAN/BT
5	Camera	Camera
6	X	X
7	FingerPrint	FingerPrint

EC SMBUS Address Table

EC_SMBUS Port	Power Rail	Device	Address (7 bit)	Address (8bit)	
				Write	Read
SMBUS Port 1	+3VLP_EC	BAT	0x14 0x15	TBC	TBC
		CHGR	0x12	TBC	TBC
		G sensor	0x20	TBC	TBC
SMBUS Port 2					

<PCI-E, SATA, USB3.0>


Lane#	PCI-E	SATA	USB3.0	DESTINATION	
				UMA	Dis
1			1	USB3.0	USB3.0
2			2	USB3.0	USB3.0
3	1		3	USB3.0	USB3.0
4	2		4	USB3.0	USB3.0
5	3			10/100/1000 LAN	10/100/1000 LAN
6	4			Card reader(PCI-E)	Card reader(PCI-E)
7	5				GPU(DIS only)
8					GPU(DIS only)
9					GPU(DIS only)
10					GPU(DIS only)
11	6	L0 3		WLAN	WLAN
12		L1 2		ODD	ODD
13		L2 1		HDD	HDD
14		L3 0		SSD	SSD


I2C Address Table

I2C Port	Power Rail	Device	Address (7 bit)	Address (8bit)	
				Write	Read
I2C 0	+3VS	Touch Panel	0x20	TBC	TBC
I2C 1	+3VS	NA	TBC	TBC	TBC

CPU Memory down vender control table


CPU_GPIO50 SDRAM_ID4	CPU_GPIO49 SDRAM_ID3	CPU_GPIO48 SDRAM_ID2	CPU_GPIO47 SDRAM_ID1	Vender	MD size	Vender descpt i on Note	Project
0	0	0	0	X	X	X	SODIMMx2 (A,B)
0	0	0	1	X	X	X	SODIMMx1(A) No MDx16bitx4pcs (B) 13"
0	0	1	0	Micron	256x16	MT41K512M16TNA-125:E	SODIMMx1(A) MDx16bitx4pcs (B) 13"
0	0	1	1	Samsung	256x16	4B8G1646Q-MYK0	SODIMMx1(A) MDx16bitx4pcs (B) 13"
0	1	0	0	Hynix	256x16	H5TC8G63AMR-PBA	SODIMMx1(A) MDx16bitx4pcs (B) 13"
0	1	0	1	Micron	512x8	MT41K512M8RG-107:N	MDx8bitx8pcs (A) SODIMMx1(B) 14"
0	1	1	0	Samsung	512x8	K4B4G0846Q-HYK0	MDx8bitx8pcs (A) SODIMMx1(B) 14"
0	1	1	1	Hynix	512x8	H5TC4G83BFR-PBA	MDx8bitx8pcs (A) SODIMMx1(B) 14"




[illegible]

Interleaved Memory

	<i>Compal Electronics, Inc.</i>
Title	DDRIII



Topolog	Description	Be st Use for	Resistors Stuffed	Resistors uStuffed
Default Setting: Dual TCK S can Chains (also known as "Shared JTAG" in other docum ent)	In this topology, the CPU JTAG chain will be controlled by TCK0 and TCK1 will control the PCH JTAG chain.	- Run control oper. - ME/Sx debug	R1d,R2,R3d, R4,R5,J1d J2d,J3d* J4d and Rs5*	J1s, J2s, J3s R6,R7,R8,R9
Single TCK scan chain (also known as "Com m on JTAG" in other docum ent)	In th is topolog y, PCH TDI- TDO and CPU TDI-TDO will be chained to form one JTAG scan chain controlled by TCK0	-B oundary Scan/ Manufacturing est	J1s,J2s,J3s** R2,R4,R5,R5s**	R1d,r3d,J1d,J2d J3d**,J4d, R6,R7,R8,R9



2014-09-23:
Change BT_ON to PCH_GPIO56

2014-09-23:
No Add 1.55MHP Power Switch. GPIO71 Just Normal GPIO

2014-09-23:
No Add 1.55MHP Power Switch. GPIO71 Just Normal GPIO

2014-09-23: Intel PDG 2.0
Align DEVSLP pin assignment 1 host pin to 1 device pin as follows:
- SATA DE VSL P1 to DEVSLP Port 0
- SATA DE VSL P1 to DEVSLP Port 1
- SATA DE VSL P1 to DEVSLP Port 2

2014-09-24:
1. Add RC124 for UMA
2. Shift RC121 for GPU GDS
3. Add PU 10 for PCH_GPIO58(DGPU_PWR_EN)


2014-09-23: nVidia Review
RC120: (u) by default, not pull high
PCH_GPIO58: pull low 10K by default, not pull high

PCH_GPIO27 (Have internal Pull-High)
High: VCCVRM VR Enable
Low: VCCVRM VR Disable

NOTE: the recommended pull-up resistor is
1 Kohn for 400 KHz speed and
0.5 Kohn for 1MHz speed

	PROJECT_ID3	PROJECT_ID2	PROJECT_ID1
13" (Valrhona)	0	0	0
14" (Lindt)	0	0	1
15" (Puccini)	0	1	0
17" (Maison)	0	1	1



Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2015/04/13				Title			
				Deciphered Date				GPIO,UART,I2C			
				2018/04/13				Size			
								Document Number			
								LA-C501P			
								Rev			
								1.0			
								Date: Wednesday, April 22, 2015			
								Sheet 9 of 63			












SVID ALERT



SVID DATA



DG V0.5 VIDSOUT
RC156 close to CPU<500mil
Max length=1000~2000mil



VCC_SENSE

<PWR VR12.6>
<VR IV and CPU>
<EDP_COMP power rail>

PH on power page

VCC_SENSE

+VCCIO_OUT

+VCCIOA_OUT

H_CPU_SVIDALRT#

VR_SVID_CLK

VR_SVID_DAT

VR12.5_VR_DN

VR12.6_PG_MCP

CPU_PWR_DEBUG

VCC_SENSE

VCCIO_OUT

VCCIOA_OUT

H_CPU_SVIDALRT#

VR_SVID_CLK

VR_SVID_DAT

VR12.5_VR_DN

VR12.6_PG_MCP

CPU_PWR_DEBUG

VCC_SENSE

VCCIO_OUT

VCCIOA_OUT

H_CPU_SVIDALRT#

VR_SVID_CLK

VR_SVID_DAT

VR12.5_VR_DN

VR12.6_PG_MCP

CPU_PWR_DEBUG

VCC_SENSE

VCCIO_OUT

VCCIOA_OUT

H_CPU_SVIDALRT#

VR_SVID_CLK

VR_SVID_DAT

VR12.5_VR_DN

VR12.6_PG_MCP

CPU_PWR_DEBUG

VCC_SENSE

VCCIO_OUT

VCCIOA_OUT

H_CPU_SVIDALRT#

VR_SVID_CLK

VR_SVID_DAT

VR12.5_VR_DN

VR12.6_PG_MCP

CPU_PWR_DEBUG

VCC_SENSE

VCCIO_OUT

VCCIOA_OUT


+VCC_CORE@10000mA




<PV> Reserve CC24

<Cocoa> Del reserve CC25 330u OSCON cap

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date		2015/04/13	Deciphered Date	2018/04/13	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Power	
					Size	Document Number
Customer	LA-C501P	1.0				
Date	Wednesday, April 22, 2015	Sheet	11	of	63	




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/04/13	Deciphered Date	2018/04/13	Title	GND/VSSSEN
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA-C501P
				Date	Wednesday, April 22, 2015
				Sheet	13 of 63
				Rev	1.0




BDW-ULT-DDR3L-IL_BGA1168

@




BDW-ULT-DDR3L-IL_BGA1168

@



BDW-ULT-DDR3L-IL_BGA1168

@








Display Port Presence Strap	
CFG4	<p>1 : Disabled; No Physical Display Port attached to Embedded Display Port</p> <p>* 0 : Enabled; An external Display Port device is connected to the Embedded Display Port</p>

PG V0.9 PROC_OPI_COMP
Width=12mil,spacing=12mil
Max length=500mil

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/04/13	Deciphered Date	2018/04/13	Title	RSVD/CFG
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date:	Wednesday, April 22, 2015
				Sheet	14 of 63
				Rev	1.0
				LA-C501P	



<S> DDR_A_D[0..43]
 <S> DDR_A_DQS[0..7]
 <S> DDR_A_DQS#0..7
 <S> DDR_A_MA[0..15]



Compal

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/04/13	Deciphered Date	2015/04/13	Title	DDR3L DIMM0
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Rev	1.0	Document Number	LA-C501P	Date	Wednesday, April 22, 2015
Sheet	15	of	83		

DDR3L VREF




Compal Confidential for KSPRD










Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/04/13	Deciphered Date	2018/04/13	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DDR3L VREF	
Size		Document Number			Rev
		LA-C501P			1.0
Date:		Wednesday, April 22, 2015		Sheet	17 of 63

Compal Confidential for KS RD

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2015/04/13	Deciphered Date	2018/04/13	Title LVDS Translator-RTD2132R	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev LA-C501P 1.0	Rev
Date: Wednesday, April 22, 2015				Sheet 18 of 63	




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2015/04/13	Deciphered Date	2018/04/13	Title	LVDS Translator-RTD2132R	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number LA-C501P	Rev 1.0
				Date:	Wednesday, April 22, 2015	Sheet 19 of 63




HDMI Conn.

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/04/13	Deciphered Date	2018/04/13	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDMI Conn/Level shift	
Size	Document Number	LA-C501P		Rev	1.0
Date:	Wednesday, April 22, 2015	Sheet	20	of	63




Security Classification		Compal Secret Data				Compal Electronics, Inc.						
Issued Date		2015/04/13		Deciphered Date		2018/04/13		Title				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								ODD/SATA Conn				
								Size	Document Number			Rev
								Custom	LA-C501P			1.0
								Date:	Wednesday, April 22, 2015			Sheet

Refer Skyfall test board



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/04/13	Deciphered Date	2018/04/13	Title	
				eDP to CRT	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	1.0
				LA-C501P	
				Date:	Wednesday, April 22, 2015
				Sheet	22 of 63

Refer Skyfall NGFF





WLAN

NGFF Key_E 67P P0.5 CH 0.32 H2.2 STD

Del +1.5VS_WLAN





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/04/13	Deciphered Date	2018/04/13	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				WLAN	
				Size	Document Number
				LA-C501P	
				Date	Rev
				Wednesday, April 22, 2015	1.0
				Sheet	23 of 63



```


<8,23,25,32,33,39> LAN_CLKREQ# LAN_CLKREQ# @PL6 1 0 02
                                PLT_RST#
<7> CLK_PCIE_LAN CLK_PCIE_LAN#
<7> CLK_PCIE_LAN# CLK_PCIE_LAN#
                                PCIE_PTX_C_DRX_P3
<10> PCIE_PTX_C_DRX_P3 PCIE_PTX_C_DRX_N3
<10> PCIE_PTX_C_DRX_N3 PCIE_PTX_DTX_P3
                                PCIE_PTX_DTX_N3
<10> PCIE_PTX_DTX_P3 PCIE_PTX_DTX_N3
                                CL6 1 2 0 1U 0
                                CL7 1 2 0 1U 0

```



[illegible][illegible]

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2015/04/13	Deciphered Date	2018/04/13	Title	LAN 8111G	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-C501P	1.0
Date: Wednesday, April 22, 2015				Sheet	24	of 63



CardReader on Subboard





Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2015/04/13	Deciphered Date	2018/04/13	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Card Reader RTS5237S-CG		
				Size	Document Number	Rev
					LA-C501P	1.0
Date: Wednesday, April 22, 2015				Sheet	25	of 63



EHCI Port1 : DebugPort




IO Subboard



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/04/13	Deciphered Date	2018/04/13	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Sheet	Number
Date: Wednesday, April 22, 2015				Sheet	26 of 83



Refer Pixar



2014-10-13:Change Correct Power Net Name
B+ => +19VB





2014-10-21: Change from single load switch back to MOS.
Load Switch have body diode will leakage from out to in

2014-10-20: Change USB_IN_STATUS# PU to +3VL
(same power level as EC)



























2014-10-20: Change USB_IN_STATUS# PU to +3V_L
(same power level as EC)

Pixar PV# 2013.01.07 Change
 +VL to B+ to prevent
 leakage







Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2015/04/13	Deciphered Date	2018/04/13	Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				USB Charger			
				Size	Document Number		Rev
				Custm	LA-C501P		1.0
				Date:	Wednesday, April 22, 2015		Sheet 27 of 63







Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/04/13	Deciphered Date	2018/04/13	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Audio HP Amp	
Size	Document Number	Rev			1.0
Custom	LA-C501P				
Date:	Wednesday, April 22, 2015	Sheet	29	of	63

2014-09-17:RealtekReview
1. 靠H端加隔離



G2	G1	Differential
0	0	11dB
0	1	14dB
1	0	19dB
1	1	24dB






Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2015/04/13	Deciphered Date	2018/04/13	Title	Audio Subwoofer AMP : ALC1301-CGT	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-C501P	1.0
				Date:	Wednesday, April 22, 2015	Sheet 31 of 63

2014-10-14:
1. Updated Pin def i net o TP M2 0
2. Default Using Firmware TPM


TPM2.0





12/23 Reserve for RF

ACCELEROMETER

2014-10-14: Follow Phelps
1. Keep Power Rail +3VL Reserved +3VALW
2. Remove INT# PU RH2.
(ACCEL_INT# have PU 10K to +3V_PCH to PCH_GPIO46)
3. SCL/SDA Direct Connect to EC_SMBus.
EC_SMBus PU to +3VL




Screw Hole



Security Classification		Compal Secret Data		Compal Electronics, Inc.				
Issued Date	2015/04/13	Deciphered Date	2018/04/13	Title				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LED/14"Screw hole				
				Size	Document Number	Rev		
				LA-C501P			1.0	
				Date:	Wednesday, April 22, 2015	Sheet	32 of 63	

PV# 2013.01.29 Add CK4 for ESD protect i on



2014-10-13: Change to the same connect i on as LA A221 for EC Power

2014-10-16: 1. Use PCH_GPIO15(DGPU_PWR_EN) to turn on "ALL" power for DGPU. Remove from EC_GPIO05. 2. Assign THERMAL_ALERT# to EC_GPIO05. short@ RK1

2014-09-25: Unpop RC for EC_RST# For K9002, the EC_RST# is internally pull-up to VCC via 40Kohm resistor, so you can remove external pull-up resistor and capacitor.

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

Board ID control for 15

1.5 "	DB	SI	PV	MV
UMA	0 ohm	15K ohm	27K ohm	43K ohm
RK13	0 ohm	15K ohm	27K ohm	43K ohm
DIS	12k ohm	20k ohm	33k ohm	47k ohm
RK13	12k ohm	20k ohm	33k ohm	47k ohm

Board ID control



2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on


2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

2014-09-25: Add CK4 for ESD protect i on

The diagram illustrates a 32-bit bus system with two 16-bit decoders. The top decoder, labeled $\langle 33 \rangle$, has an enable input $KS[0..7]$ and outputs $KS17$ through $KS0$. The bottom decoder, also labeled $\langle 33 \rangle$, has an enable input $KSO[0..17]$ and outputs $KSO17$ through $KSO0$. A third input, labeled $/B/J$, has a downward arrow pointing to the bottom decoder's enable input.



CONN@

JXT_FP257AH-032S10M

KS11	32	32
KS17	31	31
KS16	30	30
KS09	29	29
KS18	28	28
KS15	27	27
KS00	26	26
KS12	25	25
KS13	24	24
KS05	23	23
KS01	22	22
KS10	21	21
KS02	20	20
KS04	19	19
KS07	18	18
KS08	17	17
KS06	16	16
KS12	15	15
KS13	14	14
KS14	13	13
KS11	12	12
KS10	10	10
KS15	9	9
KS16	8	8
KS09	7	7
KS17	6	6
KS18	5	5
KS00	4	4
KS12	3	3
KS13	2	2
KS14	1	1

3K 0402 5%

3K 0402 5%

XX

XX

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

31

32


GND

GND

34


33

JKR1





Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2015/04/13	Deciphered Date	2018/04/13	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				KB/TP		
				Size	Document Number	Rev
				Custm	LA-C501P	1.0
Date:				Wednesday, April 22, 2015	Sheet	34 of 63


Power Button Switch




ESD Diode




to LED Board



Lid Switch (Hall Effect Sensor)




Finger printer



FAN conn

2014-09-26:
Change to PWM Fan. Remove Fan Driver APE8873M



TRUTH TABLE

Inputs				Outputs		Operating Mode
PR	CLR	CP	D	Q	Q	
L	H	X	X	L	L	Asynchronous Set
H	L	X	X	L	H	Asynchronous Clear
L	L	X	X	H	H	Undetermined
H	H	↑	h	L	L	Load and Read Register
H	H	↑	h	L	H	Load and Read Register
H	H	↑	X	NC	NC	Hold


H = High Voltage Level
h = High Voltage Level One Setup Time Prior to the Low-to-High Clock Transition
L = Low Voltage Level
l = Low Voltage Level One Setup Time Prior to the Low-to-High Clock Transition
NC = No Change
X = High or Low Voltage Level and Transitions are Acceptable
↑ = Low-to-High Transition
↓ = Not a Low-to-High Transition
For I_{CC} reasons, DO NOT FLOAT inputs

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/04/13	Deciphered Date	2018/04/13	Title	PWRBTN/FAN
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-C501P
				Date	Wednesday, April 22, 2015
				Sheet	35 of 63
				Rev	1.0

Reserve for HW

Compal Confidential for KS RD

Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2015/04/13	Deciphered Date	2018/04/13	Title			
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size		Document Number	Rev
				LA-C501P		1.0	
				Date:	Wednesday, April 22, 2015	Sheet	36 of 63





Security Classification		Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2015/04/13		Deciphered Date		2018/04/13		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								DC Interface	
								Size	Document Number
Customer		LA-C501P				1.0			
Date:		Wednesday, April 22, 2015				Sheet		37	of 63

Reserve for HW

Compal Confidential for KS RD

Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date				Deciphered Date				Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						WAKE and RST-1					
						Size		Document Number		Rev	
						Custom		LA-C501P		1.0	
						Date:		Wednesday, April 22, 2015		Sheet 38 of 63	





trace width: 16mils
differential voltage sensing.
differential signal routing.

RG10/RG11 put it close
to power supply.

Physical Strapping pin	Power Rail	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SCLK	+3VGS_MAIN	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
ROM_SO	+3VGS_MAIN	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_SI	+3VGS_MAIN	DEVID_SEL	PCIE_CFG	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	Keep pull-up to 3V3_AON and pull-down to GND foot print and stuff 50K ohm pull-up				
STRAP1	RESERVED				
STRAP2					
STRAP3					
STRAP4					

SKU	Device ID	bit5 to bit0
N16P-GT		

Resistor Values	Pull-up to +3VGS_MAIN	Pull-down to Gnd
5K	1000 =8	0000 =0
10K	1001 =9	0001 =1
15K	1010 =A	0010 =2
20K	1011 =B	0011 =3
25K	1100 =C	0100 =4
30K	1101 =D	0101 =5
35K	1110 =E	0110 =6
45K	1111 =F	0111 =7







Table 6. N16P-GT DDR3L Recommended Memories

Memory Type	FBVDD/FBVDDQ	Memory Density	Configuration	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed (MHz)	Memory Date Code (Minimum)	Memory Status
DDR3L	1.35V/1.35V	128Mx16	Single Rank	Hynix	H5TC2G63FFR-11C	F-die	0x9	900	N/A	Production candidate
				Micron	MT41J28M16JT-093G-K	K-die	0xA	900	1322	Production candidate
				Samsung	K4V72G16A0Q-BC1A	Q-die	0xB	900	N/A	Production candidate
		256Mx16	Single Rank	Hynix	H5TC4G63AFR-11C	A-die	0x3	900	N/A	Production candidate
				Micron	MT41J256M16HA-093G-E	E-die	0x4	900	1322	Production candidate
				Samsung	K4H14G1640D-BC1A	D-die	0x5	900	N/A	Production candidate

GPU	FB Memory DDR3L(1.35V)			RAM_CFG[3:0] (ROM_SI)	
N16P-GT N16S-GT	2 5 6 M x 1 6	Samsung	1.35V 900MHz	K4W4G1646E-BC1A	0x1 (PD 10K)
		Hynix	1.35V 900MHz	H5TC4G63CFFR-N0C	0x2 (PD 15K)
		Hynix	1.35V 900MHz	H5TC4G63AFR-11C	0x3 (PD 20K)
		Micron	1.35V 900MHz	MT41J256M16HA-093G-E DateCode_Min:1322	0x4 (PD 24.9K) V
		Samsung	1.35V 900MHz	K4W4G1646D-BC1A	0x5 (PD 30.1K)




Security Classification		Compal Secret Data		Title	
Issued Date	2015/04/13	Deciphered Date	2018/04/13	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPLETE DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Customer	LA-C501P
				Date:	Wednesday, April 22, 2015
				Sheet	40 of 63





Security Classification		Compal Secret Data		Compal Electronics, Inc.				
Issued Date	2015/04/13	Deciphered Date	2018/04/13	Title				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				N15P-GX (5/5) POWER/ GND				
				Size	Document Number		Rev	
				Date	LA-C501P		1.0	
				Wednesday, April 22, 2015		Sheet	43 of 63	


Memory Partition A - Lower 32 bits [31..0]




A15 is not required for any x16 device, even up to 4Gb density.

A15 is only needed if we support x8 configurations, and only at 4Gb.




Memory Partition A - Upper 32 bits [63..32]



Memory Partition C - Lower 32 bits [31..0]



Memory Partition C - Upper 32 bits [63..32]



PLACE 0.1uF CAPS CLOSEST TO THE MEMORY DEVICES
PLACE LARGER CAPACITORS SLIGHTLY FARTHER AWAY






Table 6-3. Mode D Command Mapping




N16x DDR3 Mode D	Data Bits [31:0]	Data Bits [63:32]
FbX_CMD0	CS0*	
FbX_CMD1		
FbX_CMD2	ODT	
FbX_CMD3	CKE	
FbX_CMD4	A14	A14
FbX_CMD5	RST	RST
FbX_CMD6	A9	A9
FbX_CMD7	A7	A7
FbX_CMD8	A2	A2
FbX_CMD9	A0	A0
FbX_CMD10	A4	A4
FbX_CMD11	A1	A1
FbX_CMD12	BA0	BA0
FbX_CMD13	WE*	
FbX_CMD14	A15	A15
FbX_CMD15	CAS*	CAS*
FbX_CMD16		CS0*
FbX_CMD17		
FbX_CMD18		ODT
FbX_CMD19		CKE
FbX_CMD20	A13	A13
FbX_CMD21	A8	A8
FbX_CMD22	A6	A6
FbX_CMD23	A11	A11
FbX_CMD24	A5	A5



PLACE 0.1uF CAPS CLOSEST TO THE MEMORY DEVICES
PLACE LARGER CAPACITORS SLIGHTLY FARTHER AWAY



A15 is not required for any x16 device, even up to 4Gb density.
A15 is only needed if we support x8 configurations, and only at 4Gb.



3.10.2 Power Sequencing Recommendations

Power sequencing guidelines are provided relative to the ramping up of the main 3.3V system rail, which is the 3.3V input to the GPU.

3.10.2.1 Power-Up Sequence

The following condition is recommended:

3.3V → NVVDD/PEX_VDD → FBVDD/Q

- All GPU power rails must ramp up after 3.3V.
- FBVDD/Q should ramp up after both NVVDD and PEX_VDD are in regulation.

All other 3.3V power rails can ramp up with 3.3V, and all other 1.05V power rails can ramp up with PEX_VDD. Figure 3-6 shows an example of proper GPU power up sequence.

IFPx_VDD powered at 3.3V can ramp up with other 3.3V power rails. IFPy_VDD powered at 1.05V can ramp up with other 1.05V power rails. Figure 3-7 shows an example of proper GPU power up sequence.




Figure 3-7. Example of Power-Up Sequencing Order

Note:

- 3.3V includes all rails powered at 3.3V; PEX_VDD includes all rails that are shared on 1.05V
- The ramp time for any rail must be more than 40 μ s and is recommended to be less than 2ms.
- Designs that support GC6 2.0 are required to meet all GC6 timing requirements. Refer to Section 18.3.2.3 for requirement details.
- PEX_VDD can ramp up before, after, or at the same time with NVVDD.
- The ramp up overshoot should not exceed the silicon reliability limit voltage.
- The previous power rail must ramp up to 90% before the next power rail can start ramping up.
- No signal should be applied to the GPU before the power rails are fully ramped
- Refer to the JEDEC Memory Specification for memory related power sequencing.




Figure 18-7. Optimus Entry/Exit Timing Diagram

Table 18-1. Optimus Timing Parameters

Symbol	Description	Min	Max	Units
T0	PEX_RST# assertion to GPU_PWR_EN=0	>0	5	ms
T1	All GPU power rail up and stable to PEX_RST# de-assertion	0.1	5	ms





Figure 18-9. GC6 2.0 High-Level Signal Connection Concept



18.3.2.3 GC6 2.0 Entry/Exit Timing

The following timing diagram in Figure 18-12 and Table 18-3 describes the GC6 2.0 entry and exit sequence and timing requirements.









Figure 18-12. GC6 2.0 Entry/Exit Sequence Timing Diagram



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/10/09	Dispersed Date	2015/12/31	Title	
THIS SHEET OF DRAWING IS THE PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THE SHEET MAY NOT BE REPRODUCED FROM THE DISSEMINATION OF THIS INFORMATION WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. ANY REPRODUCTION OF THIS INFORMATION WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. IS PROHIBITED.				Power Block Diagram	
Part Number		LA-C501P		Rev	0.1
Date		Wednesday, April 22, 2015		Sheet	49 of 61




VCIN0_PH set tlg
Trigger point = 1V (92C)
Recovery point = 2.02V (56C)




VCIN1_PH set tlg
90W
Active: V_D N_L_PH = 0.799V(123.86 W)
Resume : VCIN1_PH = 0.0581V(90.07W)
65W
Active: V_D N_L_PH = 0.595V(92.86 W)
Resume : VCIN1_PH = 0.419V(64.96W)
45W
Active: V_D N_L_PH = 0.414V(64.18 W)
Resume : VCIN1_PH = 0.289V(44.8W)

Confidential for R&D


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/10/09	Deciphered Date	2015/12/31	Title	DC Conn
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date:	Wednesday, April 22, 2015
				Sheet	50 of 61
				Rev	0.1




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/10/09	Deciphered Date	2015/12/31	Title	BATT Conn
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Wednesday, April 22, 2015
				Sheet	51 of 61
				Rev	0.1



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/10/09	Deciphered Date	2015/12/31	Title	CHARGER
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Custom	Document	Number	Rev	0.1
Date:			LA-C501P		
Sheet		52	of 61		



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/10/09	Deciphered Date	2015/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				1.35V/0.675VS	
Size	Custom	Document Number	LA-C501P	Rev	0.1
Date:	Wednesday, April 22, 2015	Sheet	54	of	61



Confidential for KSRD

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/10/09	Deciphered Date	2015/12/31	Title 1.05V	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number LA-C501P
				Date:	Wednesday, April 22, 2015
				Sheet	55 of 61
				Rev	0.1


Module model information:
 ISL95813_V1A for IC module
 ISL95813_V1B for SW module

H-side MOS: MDV1525URH
Rds(on):
<10.1mohm@Vgs=10V
<14.0mohm@Vgs=4.5V
Id :24A@Vgs=10V


L-side MOS: MDU1511RH
Rds(on):
<2.4mohm@Vgs=10V
<3.3mohm@Vgs=4.5V
Id :100A@Vgs=10V

Choke: 0.15UH (Size:7*7*3)
Rdc=0.66mohm +-7%
Heat Rating Current=36A

ITDC=10A
ICCMAX=32A
OCP=38A
Fsw=700kHz




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2014/10/09	Deciphered Date	2015/12/31	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				VCC CORE		
				Size	Document Number	Rev
				LA-C501P for CH30		0.1
Date: Wednesday, April 22, 2015				Sheet	56	of 61



BDW-U 15W
220uF X 1
22uF X7
2.2uF X1

Compal Confidential for KS RD

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/10/09	Deciphered Date	2015/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number
				Date:	LA-C501P
				Sheet	57 of 61



Compal Confidential for KSRD

Security Classification		Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2014/10/09		Deciphered Date		2015/12/31		Title	
						1.5VS			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Size		Document Number	Rev
								LA-C501P	0.1
								Date:	Wednesday, April 22, 2015

H-side MOS: AON6992
Rds(on):
4.3mohm@Vgs=10V
5.2mohm@Vgs=4.5V
Id :32A@Tc=100C

L-side MOS: AOS6992
Rds(on):
2mohm@Vgs=10V
2.2mohm@Vgs=4.5V
Id :66A@Tc=100C

Choke: 0.22UH (Size:7*7*3)
Rdc=0.98mohm +5%
Heat Rating Current=28A

Operation phase Number	PSI Voltage setting
1 phase with DEM	0V to 0.8V
1 phase with CCM	1.2V to 1.8V
Active phase with CCM	2.4V to 5.5V

- VSNS Soft-Start time (Internal) is 0.7ms (PCV17 un-pop)
 $T_{ss} = (C_{ss} \cdot V_{refin}) / I_{ss} = 2.3ms$
 $= 0.01U \cdot 0.9V / 5uA = 2.3ms$ (PCV17 pop)
- Switching frequency setting:
 $F_{sw} = (V_{in} - 0.5) / (2 \cdot V_{in} \cdot R_{ton} \cdot 3.2p) = 353kHz$
- Thermal monitoring:
(VGPU_VREF-VTSNS)/PRV21=VTSNS/Rth


	T_min	T_typical	T_max
PRV21=18.7K	99.16C	101.57C	103.94C
PRV21=13K	110.19C	112.75C	115.26C
PRV21=8.2K	125.15C	127.91C	130.62C

Switching Frequency : 353kHz
Ipeak(N16P-GT) : 70A
Iocp(N16P-GT) : 83A
Ipeak(N16S-GT) : 50A
Iocp(N16S-GT) : 61A

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/10/09	Deciphered Date	2015/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-C501P	Rev 0.1
				Date: Wednesday, April 22, 2015	Sheet 59 of 61

+VGA_CORE


UNDER GPU



N16S-GT
330U 2V LESR6M H1.9 (SGA00001Q80) X 3
47U 6.3V X5R 0805 (SE000000PL00) X 1
22U 6.3V X5R 0603 (SE000000M000) X 1
4.7U 6.3V X5R 0603 H0.8 (SE107475M80) X 15
1U 6.3V X5R 0402 (SE000000K80) X 4


N16P-GT
330U 2V LESR6M H1.9 (SGA00001Q80) X 4
22U 6.3V X5R 0603 (SE000000M000) X 7
4.7U 6.3V X5R 0603 H0.8 (SE107475M80) X 15
4.7U 6.3V X5R 0603 (SE107475K80) X 5
1U 6.3V X5R 0402 (SE000000K80) X 8

NEAR GPU



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/10/09	Deciphered Date	2015/12/31	Title VGA CHIP DECOUPLING	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Rev 0.1
				Date: Wednesday, April 22, 2015	Sheet 60 of 61

For Nvidia N16P-GT



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/10/09	Deciphered Date	2015/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				1.05VGS	
Size		Document Number		Rev	
Custom		LA-C501P		0.1	
Date:		Wednesday, April 22, 2015		Sheet 61 of 61	

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1							
2							
3							
4							

Compal Confidential for KS RD

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2015/04/13		Deciphered Date	
		2018/04/13			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title PWR-PIR	
Size	Document Number			Rev	
Custom	<Doc>			1.0	
Date:		Wednesday, April 22, 2015		Sheet 62 of 63	

Version change list (P.I.R. List)

Page 1 of 5 for HW

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1		ME request	0.2	P19	Change eDP Connector(JLCD1) for ME	12/15	
2		Screw Hole	0.2	P32	Change H20 from 3.0 mm to 3.3 mm	12/15	
3		Sub USB Power Switch	0.2	P26	Change Power Switch USB circuit	12/15	
4		ME Flash Circuit	0.2	P6	Add ME FLASH Circuit	12/15	
5		Audio GND Bridge circuit	0.2	P28	Add two Resistor for HP request	12/15	
6		Add JUMP on JUSB1 and JUSB2 Power	0.2	P26	Add JUMP JPV5	12/19	
7		ESD request	0.2	P34	Change Touch PAD Diode for ESD request	12/19	
8		ESD request	0.2	P19	Reserve Touch Screen Diode for ESD	12/19	
9		ESD request	0.2	P19	Change Camera and D-MIC Diode for ESD request	12/19	
10		Audio team Request	0.2	P28	Change JSPK2 Pin define	12/22	
11		Vendor Request	0.2	P31 P33	Change Subwoofer circuit	12/22	
12		Customer Request	0.2	P35 P33	Add Shipping Mode Circuit	12/22	
13		RF Request	0.2	P26 P32	Reserve 68P and 82P on +3VALW and +USB_VCC4	12/23	
14		ESD request	0.2	P20	Change HDMI EMI Solution	12/23	
15		HW Modify	0.2	P48	Change N16X 1.35V and 1.05V solution	12/25	
16		HW Modify	0.3	P48	Change N16X 1.35V and 1.05V solution	01/23	
17		HW Modify	1.0	P32	Add DH5 for storage Mode	04/02	
18		Vendor Request	1.0	P31	Change Subwoofer circuit	04/02	
19		HW Modify	1.0		Change 0 ohm to short pad. RC8,RC108,RC119,RC378, RT19,RT37,RA32,RA34, RA38,RA39,RA50,RA51, RT17 RT18,RTS4	04/13	

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2015/04/13	Deciphered Date	2018/04/13	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HW PIR		
				Size	Document Number	Rev
				Custom		1.0
				Date: Wednesday, April 22, 2015		Sheet 63 of 63